<th id="5nh9l"></th><strike id="5nh9l"></strike><th id="5nh9l"><noframes id="5nh9l"><th id="5nh9l"></th><strike id="5nh9l"></strike>
<progress id="5nh9l"><noframes id="5nh9l"><th id="5nh9l"><noframes id="5nh9l">
<th id="5nh9l"></th> <strike id="5nh9l"><noframes id="5nh9l"><span id="5nh9l"></span>
<progress id="5nh9l"><noframes id="5nh9l"><span id="5nh9l"><noframes id="5nh9l"><span id="5nh9l"></span><strike id="5nh9l"><noframes id="5nh9l"><strike id="5nh9l"></strike>
<span id="5nh9l"><noframes id="5nh9l">
<span id="5nh9l"><noframes id="5nh9l">
<span id="5nh9l"></span><span id="5nh9l"><video id="5nh9l"></video></span>
<th id="5nh9l"><noframes id="5nh9l"><th id="5nh9l"></th>
<progress id="5nh9l"><noframes id="5nh9l">
Volume 29 Issue 1
Aug.  2021
Turn off MathJax
Article Contents
LI Ang, WANG Qin, LI Zhancai, WAN Yong. Neural networks hardware implementation based on FPGA[J]. Chinese Journal of Engineering, 2007, 29(1): 90-95. doi: 10.13374/j.issn1001-053x.2007.01.020
Citation: LI Ang, WANG Qin, LI Zhancai, WAN Yong. Neural networks hardware implementation based on FPGA[J]. Chinese Journal of Engineering, 2007, 29(1): 90-95. doi: 10.13374/j.issn1001-053x.2007.01.020

Neural networks hardware implementation based on FPGA

doi: 10.13374/j.issn1001-053x.2007.01.020
  • Received Date: 2005-11-09
  • Rev Recd Date: 2006-04-10
  • Available Online: 2021-08-16
  • For different engineering applications, neural networks varied in scale, topology, transfer functions and learning algorithms. A reconfigurable approach for neural hardware implementation was proposed, which was not only flexible to meet those changes, also with the fast prototyping ability for market requirements. Three kinds of reconfigurable processing units were presented based on the analysis of neural network's reeonfiguration. A reconfigurable systolic architecture was put forward and the method of mapping BP networks into this architecture was introduced. Implementation issues were discussed with an example. The results showed that a high learning speed of 432 M CUPS(Connections Updated Per Second)was achieved (working at 100 MHz using 22 multipliers) at a reasonable cost.

     

  • loading
  • 加載中

Catalog

    通訊作者: 陳斌, bchen63@163.com
    • 1. 

      沈陽化工大學材料科學與工程學院 沈陽 110142

    1. 本站搜索
    2. 百度學術搜索
    3. 萬方數據庫搜索
    4. CNKI搜索
    Article views (153) PDF downloads(9) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return
    <th id="5nh9l"></th><strike id="5nh9l"></strike><th id="5nh9l"><noframes id="5nh9l"><th id="5nh9l"></th><strike id="5nh9l"></strike>
    <progress id="5nh9l"><noframes id="5nh9l"><th id="5nh9l"><noframes id="5nh9l">
    <th id="5nh9l"></th> <strike id="5nh9l"><noframes id="5nh9l"><span id="5nh9l"></span>
    <progress id="5nh9l"><noframes id="5nh9l"><span id="5nh9l"><noframes id="5nh9l"><span id="5nh9l"></span><strike id="5nh9l"><noframes id="5nh9l"><strike id="5nh9l"></strike>
    <span id="5nh9l"><noframes id="5nh9l">
    <span id="5nh9l"><noframes id="5nh9l">
    <span id="5nh9l"></span><span id="5nh9l"><video id="5nh9l"></video></span>
    <th id="5nh9l"><noframes id="5nh9l"><th id="5nh9l"></th>
    <progress id="5nh9l"><noframes id="5nh9l">
    259luxu-164